
1/9


Fig.1

PRIOR ART



2/9

Fig.2





3/9 Fig.3




Fig.4






Fig.5A

А9	А8	Δ7	А6	Α5	Α4	Д3	Α2	Д1	Α0
WBL	TEST	MODE	CAS	LATE	ACA.	вт	BUF	RST LE	NGTH

WBL: WRITE BURST LENGTH BT: BURST TYPE

Fig.5D

Fig.5C

TEST	MODE	
А8	Α7	
0	0	OPERATION MODE SETTING
0	1	SPARE
1	0	SPARE
1	1	SPARE

CAS LATENCY

01.6 2.112.1101							
Α6	Α5	A4					
0	0	0	SPARE				
0	0	1	2				
0	1	0	3				
0	1	1	SPARE				
i		:	:				
1	1	1	SPARE				

Fig.5B

חו:	יתים	1 1	זגי	CIT	ГΗ
ы	IST	1.1	'.IV	lτ	ΙН

	DODI EBRATI.						
Α2	Δ1	Α0	BT = 0	BT = 1			
0	0	0	1	1			
0	0	1	2	2			
0	1	0	4	4			
0	1	1	8	8			
1	0	0	SPARE	SPARE			
	ı		ŀ	i			
1	1	1	FULL BURST	SPARE			

Fig. 5E

Α9	WBL
0	BURST
1	SINGLE BIT
А3	ВТ
0	SEQUENTIAL
1	INTERLEAVE



Fig.6A




Fig. 6B





Fig.7


MEMORY	BLOCK	211₁←	BANK O	
			X X X 00	
			,	
MEMORY	BLOCK	211 ₂ <	BANK 1	
			XXX01	
MEMORY	BLOCK	2113 <	BANK 2	
			XXX10	
MEMORY	BLOCK	2114	BANK 3	
·			XXX11	

211



Fig.8





Α9	A8	Α7	A6	А5	Д4	А3	Α2	Δ1	Α0
WBL	TEST	MODE	CAS	LATEN	ICY	вт	BUF	RST LEI	NGTH
						WBL: N	RITE I	BURST :	LENGTH

TEST MODE

А8	Α7		
0	0	OPERATION MODE SETTING	(1)
0	1	OPERATION MODE SETTING	(2)
1	0	OPERATION MODE SETTING	(3)
1	1	OPERATION MODE SETTING	(4).